
ADuM3160
Table 10. Truth Table , Control Signals, and Power (Positive Logic)
Data Sheet
V SPU
Input 1
High
V UD+ , V UD?
State 1
Active
V BUS1 , V DD1
State
Powered
V BUS2 , V DD2
State
Powered
V DD+ , V DD?
State 1
Active
V PIN
Input 1
High
V SPD
Input 1
High
Description
Input and output logic set for full speed logic
convention and timing.
Low
Low
High
Active
Active
Active
Powered
Powered
Powered
Powered
Powered
Powered
Active
Active
Active
High
High
High
Low
High
Low
Input and output logic set for low speed logic
convention and timing.
Not allowed. V SPU and V SPD must be set to the same
value. The USB host detects a communication error.
Not allowed. V SPU and V SPD must be set to the same
value. The USB host detects a communication error.
X
X
Z
X
Powered
Unpowered
Powered
Powered
Z
Z
Low
X
X
X
Upstream Side 1 presents a disconnected state to
the USB cable.
When power is not present on V DD1 , the down-
stream data output drivers revert to the high-Z
state within 32 bit times. The downstream side
initializes in the high-Z state.
X
Z
Powered
Unpowered
X
X
X
When power is not present on V DD2 , the upstream
side disconnects the pull-up and disables the
upstream drivers within 32 bit times.
1
X is don’t care; Z is the high impedance output state.
Rev. C | Page 8 of 16